

# Challenges and opportunities of debugging FPGAs with embedded CPUs

Kris Chaplin – Embedded Technology Specialist  
Altera Northern Europe




# Agenda


- ◀ How system bring-up has got more complicated
- ◀ Board Bring up strategies
- ◀ IP Integration and test
- ◀ Debug and deployment – can the processor help?
- ◀ Final thoughts

# FPGA Complexity continues to rise

- Moore's law has kept FPGAs on the leading edge of process technology for decades
- FPGAs have gone from simple glue logic to the centre of complex systems
- Processor integration into FPGAs has taken this centralization further than ever before




Gordon E Moore




# Bring up of processors + logic in the past

- ◀ Lots of access to test points
- ◀ Discrete functions, loads of visibility



# Bring up of modern processors in programmable logic – is it as easy?

- ◀ SoC FPGAs embed more functionality “under the hood”
- ◀ How do you bring up these devices with custom code?
- ◀ How to debug signals when things go wrong?
  - Where can I probe?



## Question:

**What strategy should I use for bringing up my board?  
How Should I test it when things go wrong?**



# System Bring up Strategy #1

Build the whole design and run it - “Vegas or Bust”



Not feasible for the majority of custom designs  
Risk of failure too high – where to start debugging? Does it even power up?

# Strategy #2 – Incrementally Piece together the design, testing as you go. The “Slowly Slowly” Approach



Far more likely to succeed

# Classical FPGA Board Bring up

## ◀ Incremental interface bring up:

- Interface based approach. This varies from customer to customer
- Sometimes Critical interfaces first
- Sometimes historically tricky interfaces first – if a customer has been burned!
- Incrementally build up interfaces – sometimes in isolation, sometimes incremental, or logical blocks
  - ◀ Isolation to test functionality without crosstalk
  - ◀ Incremental, with environmental testing
  - ◀ Use on-chip debug tools to trace transactions and debug physical and logical errors and inject test patterns/data

**Question: Can an embedded processor assist with this debug, or are they just something else to test?**

# Hardened Processors have their own challenges

## ◀ First we have to get the processor running

- Power, Clocks, resets
- DDR, peripheral multiplexing

## ◀ Challenges

- Fixed architecture – no bit swapping, no shim logic. Inverted a signal on a board? Limited options!
- Incremental bring up of peripherals can be challenging in an OS environment. Vegas or broke? Bare metal minimal device drivers? Linux with device tree, enabling one peripheral at a time?




## ◀ Once we have the processor up what does that give us?

1. The processor that we need for complex SoC designs
2. **A powerful, configurable debugging and test engine on-silicon!**



# Solutions to debug visibility building up a system

- ◀ JTAG connections are essential to single-step a processor
- ◀ Ethernet connections are suitable for application debug
- ◀ But what about the debugging the FPGA?




## Debug and Deployment

- Debug in the lab can be bounded and straight forward
- Debug of a deployed system can be tricky
  - Chassis buildups can prevent JTAG access, this can also be by design
  - Debug may be needed in field trials when hardware is in final state



# Can the processor aid board bring up?



- Integrated processors can bring benefits to board bring up
  - Processor is tightly coupled
  - Can reconfigure the FPGA
  - Processor system is “known good” (dependent on your PCB)
  - **Can act as a bridge to debugging tools**







CPRI



## Example demonstration

- ◀ Demonstration using Ethernet via an embedded FPGA processor for remote reconfiguration and in-system debug/test

Live Demo –  
(What could possibly go wrong?)

## Can processors assist with board bring up?

**[Military customer]** – “We’ve used hard processors in FPGAs for years, and they have helped us bring the board up. They have always been a help and never a hindrance”

**[Communications Customer]** – “Without the processor, it would have taken much longer to prove out our board, especially as some of the IP has not been written yet”

## My conclusions

- ◀ Embedding a processor into an FPGA enables tighter integration
- ◀ A side effect of this is a tightly coupled **debug engine** available and at your disposal
- ◀ FPGAs by their nature are **RECONFIGURABLE**. Use this to your advantage during bring up and test.

What are your experiences?

# Thank You

© 2015 Altera Corporation—Public

All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/legal](http://www.altera.com/legal).

The Altera logo is rendered in a bold, blue, sans-serif font. The letters are closely spaced and have a slight shadow effect. A registered trademark symbol (®) is located at the end of the word. The logo is positioned in the lower right quadrant of the slide, partially overlapping a large, light blue, curved graphic element that sweeps across the bottom of the page.