



2009 iNEMI Technology Roadmap

Grace O'Malley
iNEMI
April 22, 2009

Advancing manufacturing technology

Agenda

- **Introduction**
 - **iNEMI and the Technology Roadmap**
- **2009 Roadmap Overview**
 - **Methodology**
 - **Situational Analysis**
 - **Technology Issues and Needs**
- **Packaging Roadmap Highlights**
 - **Market Drivers and Trends**
 - **Single Chip Package**
 - **System in Package**
 - **Critical Research Challenges**
 - **Emerging Technologies**
- **Summary**



inEMI[®]
International Electronics Manufacturing Initiative

Introduction

Advancing manufacturing technology

International Electronics Manufacturing Initiative

- **iNEMI organization:**
 - Corporate membership
 - Not-for-profit, R&D consortium
 - Collaboration defined by organization by-laws, intellectual property policy, and project agreements.
- **Member companies/organizations:**
 - Leadership OEM, EMS, and Supplier companies
 - Government labs
 - Academic Institutions.
- **Small staff provides services to facilitate global collaboration (USA, Asia & Europe):**
 - Support to help organize & manage projects
 - Communication services for collaboration
 - Manage Relationships with other Organizations.



OEM/EMS Members



Agilent Technologies



Alcatel-Lucent

**Boston
Scientific**

Delivering what's next.™



Celestica™



DELPHI

FOXCONN



i n v e n t



HUAWEI



FLEXTRONICS



**MICRO SYSTEMS
ENGINEERING**




SANMINA-SCI




iNEMI

Supplier Members



Association/Consortium, Government, Consultant & University Members



ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES®




ITRI
Industrial Technology
Research Institute



NIST

National Institute of Standards and Technology



CIT
CENTER FOR INNOVATIVE TECHNOLOGY



Deliverables

“Advancing Manufacturing Technology”


iNEMI provides five important deliverables:

- 1. Technology roadmaps**
- 2. Technology deployment projects**
- 3. Research priorities**
- 4. Forums on key industry issues**
- 5. Position papers to focus industry direction**



iNEMI Methodology


Biannual Roadmap



Statistics for the 2009 Roadmap

- **8th Roadmap in 14 years**
- **> 550 participants**
- **> 250 companies/organizations**
- **18 countries from 4 continents**
- **20 Technology Working Groups (TWGs)**
 - **New roadmaps on Solid State Illumination, Photovoltaics and RFID Item-Level Tag**
- **5 Product Emulator Groups (PEGs)**
- **> 1400 pages of information**
- **Roadmaps the needs for 2009-2019**

Nine Contributing Organizations



2008-9 iNEMI Roadmap Process Highlights


- **Maintained/expanded strong linkages with other technology roadmaps**
- **Strengthened linkages with European and Asian organizations**
- **Expanded emphasis on prioritizing technical gaps, market gaps, and needs throughout roadmap**
- **Strengthen Product Emulator value through use of emulator spreadsheet**
- **New Roadmap on Solid State Illumination**
- **New Roadmap on Photovoltaics**
- **New RFID Item Level Tag (ILT) Roadmap**



2009 iNEMI Roadmap

Advancing manufacturing technology

2009 - 20 Technology Working Groups (TWGs)




Red=Business Green=Engineering Blue=Manufacturing Blue=Component & Subsystem



Roadmap Development

Product Sector Needs Vs. Technology Evolution



2009 Product Emulator Groups

Representative Industry Leadership

Product Emulator	Chair(s) 2009
Automotive Products	Jim Spall, Delphi
Medical Products	Anthony Primavera, MSEI Bill Burdick, GE Research
Consumer / Portable Products	Susan Noe, 3M
Office/Large Business System Products	David Lober, Intel David Copeland, Sun
Network, Data, Telecom	John Duffy, Cisco

*PEGs define the future technology needs of
“virtual products” from five areas.*



2009 TWG Leadership

Business Processes / Technologies	Chair(s)	Co-Chair(s)
Information Management	Eric Simmon, NIST	Jeff Pettinato, Intel
Design Technologies		
Modeling, Simulation & Design Tools	Yishao Lai, ASE	S.B. Park, Binghamton U.
Environmentally Conscious Electronics	Bob Pfahl, iNEMI	
Thermal Management	Ravi Prasher, Intel	Azmat Malik, Consultant
Manufacturing Technologies		
Final Assembly	John Allen, Celestica	Reijo Tuokko, Tampere U.
Board Assembly	Dongkai Shangguan, Flextronics	Aaron Unterborn, Flextronics Ravi Bhatkal, Cookson
Test, Inspection & Measurement	Mike Reagin, Delphi	Michael J. Smith, Teradyne

Technology Working Groups:

- *Identify trends for numerous technology & infrastructure areas*
- *Contrast these trends with anticipated product needs*
- *Predict evolution of technology and/or business practices*
- *Identify gaps and “showstoppers” in existing technology*
- *Develop recommendations for their respective areas*



2009 TWG Leadership (cont.)

Component / Subsystem Technologies	Chair(s)	Co-Chair(s)
Semiconductor Technology	Paolo Gargini, Intel	Alan K. Allan, Intel
Optoelectronics	Dick Otte, Promex	William Ring, WSR
Photovoltaics	Alain Harrus, Cross Link Capital	Jim Handy, Objective Analysis
Packaging	Bill Bottoms, NanoNexus William Chen, ASE	
Passive Components	Philip Lessner, Kemet	John Galvagni, AVX
Connectors	John MacWilliams, Consultant	
RF Components	Ken Harvey, Teradyne	Eric Strid, Cascade MicroTech
Large Area, Flexible Electronics	Dan Gamota, Motorola	Jan Obrzut, NIST Jie Zhang, Motorola
Interconnect Substrates (Ceramic)	Howard Imhof, Metalor	Ton Schless, Sibco
Interconnect PCB (Organic)	John T. Fisher, IPC	Henry Utsunomiya, Consultant
Mass Data Storage	Roger F. Hoyt, Consultant	Tom Coughlin, Coughlin Associates
Solid State Illumination	Marc Chason, Consultant	



INEMI[®]
International Electronics Manufacturing Initiative

2009 Situational Analysis

Advancing manufacturing technology

Situation Analysis

- **Business**

- Shift in manufacturing competence from OEMs to EMS and ODMs
- Maturity in commodity phase of life cycle demanding cost reduction

- **Regulatory**

- Environmental legislation in various segments requires electronic industry to share detailed material content
- Environmental changes now being made for market advantage

Situation Analysis

- **Markets:**
 - **Convergence (Driven by wireless/portable products)**
 - Medical-Consumer
 - Automotive-Entertainment
 - Communication-Entertainment
 - **Growth of Automotive Electronics (in car)**
 - **Medical Electronics focus shifting towards diagnostics/prevention vs. therapy.**
 - Motivations: reduce cost & improve outcomes
 - High volume consumer oriented
 - Challenge for getting quick regulatory acceptance

Situation Analysis

- **Technology**

- Miniaturization and Thinner
- Quality, reliability, cost
- Counterfeit Products
- Time to market
- Increasing Material Restrictions
- Increased focus on Energy Reduction
 - Both product & manufacturing
 - Life-cycle approach



International Electronics Manufacturing Initiative

2009 Technology Issues and Needs

Advancing manufacturing technology

Strategic Infrastructural Changes

- **The restructuring of the electronics industry over the last decade from vertically integrated OEMs to a multi-firm supply chain has resulted in a disparity in R&D needs versus available resources**
- **Restructuring has created skill gaps at various nodes of supply chain**
- **Critical needs for research and development exist in the middle part of the supply chain (IC assembly services, passive components and EMS assembly) and yet these are the firms least capable of providing the resources**
- **A partial solution has been the development of vertical teams to develop critical new technology while sharing the costs**

Key Technology Issues

- **Semiconductors:**
 - Scaling and next generation technology
- **Packaging: More than Moore**
 - New level of packaging blending Semiconductor back end and assembly/packaging, infrastructure.
 - Stacked Die
 - Cooling
 - Through hole via process and reliability
 - Assembly accuracy required for PoP, stacked die, etc. not consistent with today's Board Assembly equipment.
 - New capability to close the gap between chip and substrate interconnect density:
 - Silicon Interposer
 - Organic

Identified Needs

Design Technologies

- Predictive tools for determining delaminating of new materials
- Thermal management for 3-D structures with stacked die
- Co design of mechanical, thermal, bio and electrical performance of entire chip, package and associated heat removal structures
- Design tools for emerging technologies such as embedded components and nano-materials
- Integrated design and simulation tools for high functionality in mixed mode wireless chips and modules

Identified Needs

Manufacturing Technologies

- **Manufacturing processes to accelerate miniaturization**
- **Assembly processes that support 3-D structures and low temperature processing**
- **Improved equipment accuracy for assembling stacked die, SIPS etc.**
- **Warpage Reduction**
 - Wafer
 - Package
 - PWB
- **Lower testing costs, particularly for new non-digital technologies**

Paradigm Shifts

- Wafer level packaging coming of age
- Flip Chip finally is an alternative to wire bonding
- Packaging materials changing over the next decade
- Touch Screens becoming main stream.
- MEMs oscillators replacing quartz crystals.
- Emergence of photovoltaics.
- Energy Efficient Lighting.
- Printed electronics moving from R&D into initial applications
- Flash memory instead hard drives for lower power
- ODMs for Cell Phones:
 - Especially for low cost models
- Migration of where and how passive devices are used



2009 Packaging Roadmap Highlights

*Packaging TWG is
common group
between ITRS and
iNEMI.*

Advancing manufacturing technology

iNEMI Packaging Roadmap

- **Purpose is to provide focus and direction to industry, academia, and government on critical technology trends and research needed to meet future packaging requirements**
- **Closely coordinated with the Assembly & Packaging chapter of the ITRS Roadmap. In addition the iNEMI roadmap provides information on the market trends and business conditions which are impacting the pace and scope of worldwide packaging R&D**


Pace of change in Packaging is increasing

- **As traditional CMOS scaling nears its natural limits other technologies are needed to continue progress**
- **This has resulted in an increase in the pace of systems packaging innovation**
- **Many packaging processes have outpaced Roadmap forecasts. Among these are:**
 - **Wafer thinning and handling of thinned wafers/die**
 - **Wafer level packaging**
 - **Incorporation of new materials**
 - **3D integration**

**“Consumerization” of electronics
is the primary driving force**



Moore's Law Scaling cannot maintain the Pace of Progress and Packaging enables equivalent scaling




Market Situation

- **Most packaging done by assembly contractor**
 - **very competitive markets with low gross margins**
- **Current economic conditions worldwide will impact the market for semiconductor devices**
 - **Investments for new technologies will also drop**
 - **Increased packaging density at the SIP level will be achieved using current technologies**
- **On the other hand the recession will be a driver to**
 - **reduce cost / function in the consumer product sector**
 - **growth in telecommuting applications**
 - **improved energy efficiency**




Worldwide Semiconductor Package Volume

Conventional single chip packaging moving to more compact formats



Growth Rate by Single Chip Package Type



“More than Moore” is key to growth until a post CMOS switch is ready










- **Packaging innovation enables “More than Moore”**
 - 3D packaging technologies
 - Equivalent scaling through functional diversity
- **Consumer markets drive innovation in packaging**
 - Size, power, performance
 - Cost, time to market
- **New materials required to meet today’s market demand
but will also enable many future advances in packaging**

Wafer Level Packaging

- **WLP is one of the most rapidly growing packaging technologies**
 - **Where all IC packaging process steps are performed at wafer level**
- **WLP offers portable consumer products:**
 - **inherent lower cost**
 - **improved electrical performance**
 - **lower power requirements**
 - **smaller size**

Wafer Level Packaging

Several architectural variations are in use today

	
Wafer level CSP in the simplest structure	Wafer level CSP with copper post and resin mold
	
Opto wafer level CSP with tapered TSV interconnection	Opto wafer level CSP with beam lead metallurgy
	
IPD embedded silicon substrate	Build-up substrate through wafer level fabrication
	
Thin Chip Integration (Embedded device in polymer dielectric)	embedded Wafer Level Ball Grid Array
	
Stacked devices with Through Silicon Via's (TSV)	

System level Integration in the Package

The most important trend in packaging is the incorporation of system level integration through System in Package (SiP)

This technology enables equivalent scaling through functional diversification










- **Embedded active and passive components**
- **MEMS integration**
- **Wireless integration**
- **Sensor integration**
- **Analog circuit integration**

With traditional logic and memory integrated circuits

ITRS Assembly & Package System In Package White Paper



Representative SIP types

Horizontal Placement		 Wire Bonding Type		 Flip Chip Type	
Stacked Structure	Interposer Type	 Wire Bonding Type	 Wire Bonding + Flip Chip Type	 PoP, e.g. Flip Chip Type	
	Interposer - less Type	 Terminal Through Via Type			
Embedded Structure		 Chip(WLP) Embedded + Chip on Surface Type		 3D Chip Embedded Type	
		 WLP Embedded + Chip on Surface Type			

SIP Shipments : 6Bn in 2007

Estimated 12Bn in 2012

INEMI

SiP presents new challenges

- **The result is a demand for new packaging capability requiring new technology and new materials:**
 - Higher interconnect density in package
 - Increases thermal density
 - Test access challenges
 - More difficult demands associated with ensuring reliability

Thermal Management Challenges

- High performance generates high thermal density
- Heat removal requires much greater volume than the semiconductor
 - Increased volume means increased wiring length causing higher interconnect latency, higher power dissipation, lower bandwidth, and higher interconnect losses
 - These consequences of increased volume generates more heat to restore the same performance
- ITRS projection for 14nm node
 - Power density $>100\text{W}/\text{cm}^2$
 - Junction to ambient thermal resistance $<0.2\text{degrees C/W}$

3D Packaging increases Performance Density and enables system level integration

Package Requirements

Year of Production	2008	2009	2010	2011	2012	2013	2014	2015	2016
Number of terminals—low cost handheld	800	800	900	900	1000	1000	1000	1000	1000
Number of terminals—high performance (digital)	3190	3350	3509	3684	3860	4053	4246	4458	4670
Number of terminals—maximum RF	200	200	200	200	200	200	200	200	200
Low cost handheld / die / stack	8	9	10	11	12	13	14	14	15
High performance / die / stack	3	3	4	4	4	5	5	5	6
Low cost handheld / die / SiP	8	9	11	12	13	14	14	14	15
High performance / die / SiP	6	6	7	7	7	8	8	8	9
Minimum TSV pitch	8	6	5	4	3.8	3.6	3.4	3.3	3.1
TSV maximum aspect ratio	10	10	10	10	10	10	10	10	10
TSV exit diameter(um)	4	3	2.5	2	1.9	1.8	1.7	1.6	1.5
TSV layer thickness for minimum pitch	20	15	15	10	10	10	10	8	8
Minimum component size (micron)	400X200	400X200	400x200	400x200	200X100	200x100	200x100	200x100	200x100
Maximum reflow temperature (°C)	260	260	260	260	260	260	260	260	260





Critical Research Challenges

- **Major changes will be required in many areas to meet these challenges. These include:**
 - **Pb free transition presenting cost, reliability and process compatibility problems that are not resolved (High Rel. apps.)**
 - **A new generation of DFM and DFT will be required for complex SiP and SoC packaging**
 - **Stress induced changes in electrical properties for very thin die will require new solutions as thinner die emerge**
 - **Reliability for through wafer vias and die layer bonding is unproven**
 - **Warpage control for stacked die is essential for large die with fine pitch interconnect**
 - **Interconnect for nano-scale structures**
 - **Self assembly for very small die**

New Packaging Technologies will be essential

- Thinned wafers
- 3D systems integration
- Wafer level packaging
- Bio-chips
- Integrated optics
- Embedded/integrated active and passive devices
- MEMS
- Flexible (wearable) electronics
- Printable circuits
 - Semiconductors
 - Light emitters
 - RF
 - Interconnect



Texflex embroidered interconnects (Fraunhofer IZM)

Research Activities

- **University Research in Packaging increasing globally**
- **Material companies investing in new materials beyond copper metallization and low k and High k dielectric materials for new polymer and non materials.**
- **Consortia/Research institutes: CALCE, EMC^{3D}, EPACK, Fraunhofer IZM & IWMH, HDPUG, IEEC, IFC, IME, IMEC, ITRI, JIEP, KAIST, LETI, PRC, SEMATECH, SRC**





Summary

Advancing manufacturing technology

Conclusions

- **Consumer electronics has become the major driving force for our industry:**
 - New technology to enable miniaturization
 - Relentless cost reduction
 - Volume manufacturing capability
- **New global environmental requirements continue to multiply – faster than industry can effectively respond**
- **Sustainability will be a major undertaking for industry as well as society**
- **Electronic solutions can help to empower people to live a more sustainable lifestyle**

Conclusions for Packaging Industry

- **Packaging is Key Enabler providing higher density & smaller size:**
 - More than Moore
 - 3D configurations, Improved performance
- **Many critical technology requirements yet to be met. Will need significant investment in R&D**
- **Cooperative development is the logical solution**

www.inemi.org

Email contacts:
Grace O'Malley
gomalley@inemi.org

inEMI[®]
Advancing manufacturing technology

