


Analyzing, preventing and correcting the impact of manufacturing variation in advanced node IC design, including physical and electrical effects induced by Litho, CMP and Stress

NMI Conference - London


Philippe Hurat

Product Engineering Director – DFM Enablement Group – CSV


May 2009




The Variability Challenge




Manufacturing Variability Sources are Multiple




Challenge of Manufacturing Effects and their Impact on Designs



Rule-Based Infrastructure is Unable to Account for Advanced Node Mfg. Variations




Design Infrastructure Evolution to Predict Mfg. Variations and their Impact on the Design




Manufacturability and Variability Solutions

Prevention, Analysis, Optimization and Sign-Off




Manufacturability and Variability Solutions

Prevention, Analysis, Optimization and Sign-Off




Litho Analysis Requirements



- Multi foundry support
 - Capture foundry specific litho performance
 - Litho and OPC aware but OPC independent
- Meet designers' runtime expectations
 - Order of magnitude faster than OPC
 - Scalable and distributed on cheap H/W platform
 - Fully support hierarchical approach
- Fits into design flows
 - Integrated in custom layout editors for interactive checks
 - Convergent automated fixing flow for SOC designs
 - Provide fixing guidelines to designers or design tools



Level 1 Litho Hotspots on 45nm Design



- Litho analysis tool detects Must-Fix hotspots and produces fixing guidelines



- Hotspot
- Original layout
- Contours
- Fixing guidelines

cādence™

Lithography-Checking development and Deployment at 45nm CDNLive 2008

Freescale SoC-Level DFM Matrix


Defect Class	DFM Technique	Process technologies					
		→					
Random	Redundant Vias						
	Wire Spreading						
	Wire Widening						
	Logic Restructuring						
Systematic	Timing-aware Fill						
	Model-based Litho Analysis / Fix						
	Model-based CMP Analysis						
Parametric	Model-based Extraction						
	SSTA						

Requirement for Design-Oriented Litho DFM Solution

- Mission Statement for Litho Check
 - Improve yield and reliability by using foundry-qualified simulation models and LPA to identify and eliminate Litho Hot Spots
- Foundry support
 - Model-based litho DFM solution must be qualified by foundry
 - Freescale is using multi-source for foundries
 - Too expensive to support multiple tools
 - Selected tool with most extensive foundry support
- Design Integration
 - Must cover all design styles: Analog, mixed-signal, standard cells, custom IP, large SOC
 - Should be integrated in custom and SOC design flows
- Ease of deployment
 - Speed of model-based solution is key for designers' adoption
 - Ease of setup and maintenance
 - Integration in design flow

CDNLive! 2008

DFM Optimization in CCO



CMP-model driven hot spot fixing and extraction flow not shown

7




SPIE 2009




Model Application

- ## Integration of Litho Hotspot detection and fixing in a conventional design flow

- The LPA models matched the production contours at more than 99% with a 2nm tolerance, 97.3% with 1nm tolerance and 94.6% with a 0.5nm tolerance.



26 Feb 2009 SPIE



Design-side Signoff to prevent lithography-driven physical failures of advanced node chips

Run-time

	Area (mm ²)	Layers	# of CPUs	Run-time
N65	83	All	40	22h
N65	58	All	40	16h
N65LP	108	All	40	27.5h
N65LP	4.8	All	40	1.3h

Area (mm ²)	Layers	# of CPUs	Run-time
82	PO	20	10.8h
82	PO	40	5.5h
82	PO	60	3.82h


cadence™

BROADCOM
Connecting everything™

12

Accuracy

- A 12mmx9mm chip was sent to foundry to run internal LPC service. Litho hot-spot was compared to the LPA simulation. The result matches.
- Other small standard cell and memory test cases was verified with foundry and LPA also.




cadence™

BROADCOM
Connecting everything™

11

IP level hot-spot

- Standard cell hot-spot and fix. All hot-spot could be fixed without increasing area, in most case just a few nm touch.




cadence™

BROADCOM
Connecting everything™

13

Chip Level Hot-Spot

- hot-spot due to P&R



cadence™


BROADCOM
Connecting everything™

20

cadence™

Design for Manufacturability in Advanced Node Design Flow

Yield from Ramp-up to Volume



DfM in Phase1:

Desensitize to systematic yield loss
→ Time-to-Market

DfM in Phase2:


Desensitize to random defects
→ Die price

NXP

CONFIDENTIAL 4

Laurent Le Cam, CDNLive 2008, Munich

Solution: Manufacturing Aware Design Flow




NXP

CONFIDENTIAL

Laurent Le Cam, CDNLive 2008, MN

Litho Prevention with NanoRoute



- Via/Wire Optimization
- Swap Via (Remaster Via)
- Reduce Via
- Spread Wire
- Widen Wire
- Remove Jog
- Widen Jog

setNanoRouteMode -
routeWithLithoDriven true

NXP

CONFIDENTIAL 9

Subject/Department, Author, MMMM ds, yyyy

Hierarchy Lithography Checks



- Check Litho at Chiplet Level
- Create no lpc marker around chiplet boundaries
- Run Full chip LPC

NXP


CONFIDENTIAL 16

Subject/Department, Author, MMMM ds, yyyy

cadence™



Manufacturability and Variability Solutions

Prevention, Analysis, Optimization and Sign-Off




CMP Effects: Interconnect Variation

- Within-Chip Variation is Huge!
 - Thickness Variation: 10% to 40%
 - Width Variation: 10% to 40%
- Due to Design Impact on Manufacturing
 - Varying Feature Density
 - Varying Feature Widths
- Variation Leads to Over-Compensation in Design
 - Timing Failures
 - Decreased Performance
 - Increased Power Consumption




CMP Analysis Requirements

- Accurate interconnect and dielectric thickness prediction
 - Physics-based process model
 - Multi-level and long-range effects – neighboring die and scribe lines
- Multi-foundry support
 - Can calibrate to silicon data
 - Flexible hotspot definition to capture foundry specific weakness
- Meets designers' runtime requirements
 - Scalable and distributed on cheap H/W platform
 - Support hierarchical approach
- Integration into design flow
 - Automated fixing flow based on model-based dummy insertion
 - Interface to extraction tools for CMP-aware interconnect RC extraction






Impact on Floor Planning

IP Block Performance Can Have Very Different Cu Loss Depending on Placement




IITC 2005, Nagaraj NS: "Copper and Low k Scaling Challenges: A Design Perspective"

CMP Hotspot Detection



- Changed Fill algorithm to allow fill in areas with higher than average density target.
- Allow fill at M06 even though area had enough density.
- Prevent dishing at M07.







Accepted by ISQED, 2008, "Hotspot Prevention Using CMP Model in Design Implementation Flow"

Norma Rodriguez, Li Song, Shishir Shroff, Kuang Han Chen, Taber Smith, Wilbur Luo

Fixed M06↑

Hotspot Detection and Design Recommendation Using Silicon Calibrated CMP Model

SPIE 2009




Model-based Intelligent Metal Fill (IMF) Flow on 45nm Design

- Full metal fill flow (rule-based + model based) :
 - Dummy Fill insertion (Rule based Metal-Fill)
 - Model-based CMP analysis
 - Model based Metal-Fill


	No Fill		Rule-based		Model-based	
	Density violation	Hotspots	Density violation	Hotspots	Density violation	Hotspots
Results	260	10	0	8	<u>None</u>	<u>None</u>

Enabling “Correct-By-Design” Flow



Prevention, Analysis, Optimization and Sign-Off



Traditional Rule & Corner-Based Methodology




With traditional timing analysis



- Margins are applied everywhere regardless of context
- Over margin slow-down timing closure
- Unexpected manufacturing variations yield to parametric failures

Model-based In-Context Variability Analysis




- Accurate litho, stress and CMP-aware variation analysis during design
 - In-Context prediction of variations due to litho and stress:
 $\Delta LW, \Delta Vt, \Delta Mu, \Delta VSat \rightarrow \Delta \tau$
- Reduce margins, over design and performance spread
- Enable faster chips and faster timing closure
- Early detection of potential timing failures


Variability Analysis Must Capture Layout-Proximity Dependent Litho and Stress Effects

- Litho and stress effects have a proximity effect of 1 μ m or more
- Litho change gate dimension
- Stress change the mobility of carriers in transistors (delay)
- Stress amount depends on
 - LOD (Length of Diffusion) and WPE (Well Proximity Effect)
 - SiGe volume (area of diffusion layer in PMOS)
 - Poly-silicon Pitch (transistor gate pitch)
 - Active layer (diffusion) spacing
 - Contact effects
 - DSL (Dual Stress Liner)


Context
dependent




Litho &
Stress
Variability
Analysis




STI/Active-to-Active Spacing




- When the wafer cools down after processing the STI usually becomes compressive due to the thermal expansion mismatch between Si & SiO₂ (The stress of STI is SiO₂ fill recipe dependent though)
- The wider the STI the higher the compressive stress
- Hence the width of STI (Active to Active Spacing) plays a strong role in determining the stress in the channel region
- Context dependent



Dual Stress Liner/Well Boundary Stress Effect




- Dual stress liner is usually a SiN film that is deposited after Salicidation
- This liner is intentionally deposited to be compressive on P and tensile on N
- The boundaries of compressive/tensile is usually synthesized from the well layer (Therefore, the distance to the well boundary has stress implications)
- Context dependent




Variability Analysis Requirements

- Accurate variability prediction
 - Physics-based models anchored in silicon
 - Litho, stress and CMP combined effects
 - Predicts variation on device and interconnect
- Multi-foundry support
 - Can calibrate to silicon data or existing proxy models
- Provide comprehensive value to designers
 - Integrated into library, custom, and chip design flows
 - Enable prevention, detection and fixing
 - Reduce design margins and improve parametric yield and chip performance



Variability-Aware Implementation



1. Drive placement to reduce sensitivity to litho and stress variations on critical paths

2. Accelerate timing closure and reduce over-design

- Reduce OCV using systematic variation analysis


3. Accurate context-based litho, stress and CMP timing analysis and optimization

- Context-analysis of critical paths during block/chip implementation
- Optimization of critical path to reduce sensitivity to variations

Layout Electrical Co-optimization


Analysis Done Across Multiple Contexts

- Analysis was performed with up to 800 random contexts created by LEA




Sort by Variability Index


Identifying Outliers in LEA Data



Delay and Slew variations on 800 contexts – Contours to Contours Typical Across Process Window



Up to **5.7%** delay and **8%** slew variation due to context at Nominal




Up to **10%** delay and **12%** slew variation at some process conditions across contexts

Slide 37

freescalerTM and the freescaler logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

freescalerTM semiconductor

Freescal Leverages LEA to Reduce Variability




Lithography and Stress Induced Systematic Variations in 45nm Designs

CDNLive 2008– SPIE 2009

Motivation


- Recent processes employ stress to improve transistors.
- Stress effects may result in context dependence at the cell level.



TEXAS INSTRUMENTS

Variations due to Litho and Stress

- Context dependent variation in cell delay for a small NAND2 cell (fall transition, moderate input slew and load, nominal spice corner, 100 random contexts).



- The isolated context is slower than all dense contexts.
- The structure of context dependence reflects details of the process.
- Several percent variation is seen in this case.

TEXAS INSTRUMENTS

Overview of Variations

- For each source of variation, a library may show worst-case transitions (*) with a few to several percent variation. Worst-transition variations values seen for each source alone include


Shape effects	6.5 %
Overlay error in X & Y	9.5 %
Poly defocus	4 %
Active defocus	8 %
Context dependence (including stress)	7 %

Latest stress variability results shows up to 18% variations

- Worst-case transitions for different sources are not the same cell/transition.
- Combining all source of variation should involve awareness of
 - different yield impacts of each source
 - whether or not (and which components of) each source are included in the spice model

TEXAS INSTRUMENTS


Context analysis of lithography induced systematic variations in 65nm designs




*“Context analysis and validation
of
lithography induced systematic variations in
65nm designs”*

SPIE 2008 - TI - Cadence

- Robust design enabled by context variability analysis
- Analysis of variability in the design flow enabled at
 - Library design and characterization: PPAV tradeoff
 - Chip Level: Fix outliers for design robustness and margin




Combining Systematic and Random Variations



Typical DFM Flow


- Comprehensive DFM solution should cover all types of:
 - Manufacturing effects
 - Random
 - Litho
 - Stress
 - CMP
 - Design steps
 - Prevention during implementation
 - Detection during sign-off
 - Correction (fixing) with automated solutions
 - Design components
 - Interconnect
 - Devices (Transistors)
 - Design style
 - Custom layout
 - Standard cells
 - Hierarchical SOC



Manufacturability and Variability Design Sign-Off Applications

	Manufacturing-Aware Design	Variability-Aware Design
Custom & Analog Designs	Litho hotspot detection & correction of standard cell libraries & custom analog layouts	Litho & stress-aware timing analysis of custom layouts
		Litho & stress-aware timing analysis of standard cell libraries
		Variability (litho and stress) hotspots detection
Cell-Based SOC Digital Designs	Litho & CMP Hotspot Detection and automated single-pass Fixing	Variability-Aware Placement
		Reduced-margin Timing Analysis
		Variability-Aware (Litho + Stress + CMP) Timing Analysis

Master the Variability Challenge



Summary

- Manufacturability and variability solutions must be deployed:
 - For litho, stress, CMP effects
 - On custom, library and SOC design flows
 - To cover physical and electrical variations
 - At the prevention detection and fixing stage of the design
- These solutions enables design teams to
 - Account for the growing manufacturability and variability effects
 - Quantify variability and reduce its impact on designs
 - Reduce failures, margins and over design

Variability is here to Stay!
Deal with it!



cā dence™

