

# Design for Variability efforts in Europe – The REALITY project

REALITY: Reliable and Variability tolerant System-on-a-chip Design in More-Moore Technologies


Presenter: Miguel Miranda, IMEC, Belgium

NMI 2nd International Conference on CMOS Variability – London May 12-13



## The next generation MOSFETs are atomic scale devices

Courtesy A. Asenov  
Univ. of Glasgow





### ■ Intrinsic Process Fluctuations:



- ☐ Random discrete dopants
- ☐ Line edge roughness
- ☐ Interface roughness
- ☐ Poly silicon gate
- ☐ Strain
- ☐ High-k structure
- ☐ Gate tunnelling
- ☐ ....



## Focus is intrinsic device variability and its impact on design



## With some outlook on the impact of degradation effects due to ageing



## Overview

- Motivation for the project
- General project objectives and innovation
- Overview of research activities and current status
- Conclusions

## General project objectives

- (a) Analysis of the system in terms of performance, power and yield/reliability of manufactured instances across a wide spectrum of operating conditions.
- (b) Solution techniques to mitigate impact of yield/reliability issues of integrated circuits, at component, circuit, and architecture and system design.

# Overall project approach

Six technical work packages conceived for a final goal:  
**“build reliable system using unreliable components”:**


- [WP6] Demonstrating the feasibility of the project goal for sub-32nm system design
  - WP1 Technology variability modeling
  - WP2 System variability modeling
  - WP3 Mixed design solutions
  - WP4 System and software solutions
  - WP5 Integration of solutions
  - WP6 Demonstration and benchmarking
- Reliability methods and flows, by [WP1], [WP2], [WP3], [WP4], [WP5], [WP6]**
- Developing a path for variability and Reliability awareness at all abstraction levels, from [WP1] to [WP6]**
- Realizing the path for variability and Reliability awareness at all abstraction levels, from [WP1] to [WP6]**
- From January 2008 till June 2010**

# Overview


- Motivation for the project
- General project objectives and innovation
- Overview of research activities and current status:
  - Modeling:
    - Technology
    - Circuit to System
  - Solutions:
    - Circuit level
    - System level
  - Project Integration & Benchmarking
- Conclusions

# Technology Modeling (1): Model the statistical variability at 45nm and 32nm


Receive device description




Calibrate our simulator



Introduce IPF sources




Extract compact model param.






## Technology Modeling (1): Status

devices: Simulated set of I-V characteristics of n-channel



$V_D=50mV$




$V_D=1.1V$




## Technology Modeling (2): Model the statistical reliability at 45nm and 32nm




## Technology Modeling (2): Status



# Device to System Modeling: Holistic Variability Aware SoC Modeling





## Device to System Modeling: flow



Statistical Analysis Flow from device to SoC level

## Device to System Modeling: Results for Memories


- Example: Creation of a memory column of a 32nm SRAM array from ARM's Memory statistical characterization
  - READ margining is accurate using Generalized Extreme Value Theory.



## Device to System Modeling: Results at SoC level

- Test outcome, using a processor pipeline
  - System Level: combined individual statistics of all 5 pipeline stages
  - Gate Level: reference accuracy

- Results show:
  - Correlations are preserved
  - Good accuracy






## Overview



- Motivation for the project
- General project objectives and innovation
- Overview of research activities and current status:
  - Modeling:
    - Technology
    - Circuit to System
  - Solutions:
    - Circuit level
    - System level
  - Project Integration & Benchmarking
- Conclusions

## Circuit Counter-Measures: The concept




## Circuit Counter-Measures: Examples

- Reliable+Variation tolerant dpath
  - Controller examines signature and decides (based on policy) how to set  $V_{dd}$ ,  $V_B$  to layout rows, with constraints on power/speed
- Reliable+Variation mixed signal circuit
  - Controller monitors current and additional output drive sections are enable if required to keep ~constant drive




## Degradation-Tolerant Mixed Signal Design

- Example circuit: high-voltage output driver (validation of simulation methodology)
  - Spec: power efficiency
  - Low  $R_{on}$  needed to preserve efficiency
  - Reliability simulation needed
  - Trade-offs at system-level
  - Circuit solutions using reconfigurable & self-healing techniques
    - ongoing



# Degradation-Tolerant Mixed Signal Design: Results


- Example circuit: high-voltage output driver
  - Trade-offs at system-level possible:
    - Reconfigurability / Healability level vs area/power overhead



[KUL- DRVW 2008]

# Variability Tolerant Data-Path Design

- Novel physical layout design
  - Support very fine grained tuning
  - Low routing and area overhead
- Only 6% increase in utilization on each row




# Variability Tolerant Data-Path Design: Results

	Benchmark	#gates	Energy savings (Optimal)	Energy savings (Heuristic)
ISCA 85 and ISCA89	C1355	439	11.76	11.76
	C3540	842	23.08	11.54
	C5315	1308	21.43	16.67
	C7552	1666	19.05	17.46
	Adder_128bits	2026	26.57	23.08
	C6288	2740	4.6	3.45
ST SoC	industrial	23898	-	15.67

45nm ST technology library

Energy savings are w.r.t. single Body Bias technique


# System-level Counter-Measures: The Concept



# System-level Counter-Measures: Reliability Aware Workload Support

Trivial example: allocate less workload to "BAD" cores

Core #	Monitor
1	0.5
2	0.3
N	0.7




Message passing library is used by the master to control slave execution

## Reliability Aware Workload Support: Results

### Control Algorithms for Variability Management:

- Deadline missed for tighter constraints
- Linear Programming (LP) always better (cycle granularity)
- Heuristic Solution (ILP, task granularity) better than Uncompensated Case (UC)


Timing constraint



# Overview

- Motivation for the project
- General project objectives and innovation
- Overview of research activities and current status:
  - Modeling:
    - Technology
    - Circuit to System
  - Solutions:
    - Circuit level
    - System level
  - Project Integration & Benchmarking
- Conclusions


# Integration and Demonstration



# Assessment and Benchmarking


- Requirements on:
  - Application
  - Programming model
  - System specs

- Integration of simulation platform and models



REALITY system simulation platform (wp5)


- Validation and benchmarking against uncompensated situation




**System level analysis:**  
Energy vs. Freq, Yield  
Functional Yield based  
on application  
requirements,  
comparative analysis  
with uncompensated  
case

# Validation strategy and scenarios: device to RTL

Wp6: Vdd/T Corners  
(max,nom,min):  
T: 70C,25C,-30C  
Vdd: 1.2V,1.0V,0.9V





## Conclusions

- Under technology challenges:
  - Increased variability and static fault rates
  - Increased time-dependent variability and dynamic fault rates
- To address new design challenges:
  - To build reliable systems out of unreliable technology
  - Allowing technology scalable, energy efficient SoC systems
- Holistic Effort (from device to system) along two main axes:
  - Analysis and Modeling
  - Mitigating solutions at different abstraction levels: circuit, system
- Focus during first year on setting up flows and techniques
- Focus this year focus on implementation, demonstration and benchmarking

www.fp7-reality.eu    KU LEUVEN    ST    imec    ALMA MATER STUDIORUM UNIVERSITA DI BOLOGNA    ARM    University of Glasgow



# REALITY

Reliable and Variability tolerant System-on-a-chip Design in More-Moore Technologies

## Thank you!

[www.fp7-reality.eu](http://www.fp7-reality.eu)



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA

